Skip to main content
Create account Takes you to the ID+ sign in page Sign in

Document details - HUFFMAN ENCODER AND DECODER USING VERILOG
Journal Volume 7, Issue 2, March - April 2018, Article 8691976 Abhishek Kumar Jha, Deepak Pathak, Bharat Yadav, Abhishek Bharadwaj, Neerja Singh , " HUFFMAN ENCODER AND DECODER USING VERILOG" , International Journal of Emerging Trends & Technology in Computer Science (IJETTCS) , Volume 7, Issue 2, March - April 2018 , pp. 079-081 , ISSN 2278 - 6856.

HUFFMAN ENCODER AND DECODER USING VERILOG

    Abhishek Kumar Jha, Deepak Pathak, Bharat Yadav, Abhishek Bharadwaj, Neerja Singh

Abstract

Abstract : A binary Huffman encoder has been made using Verilog HDL on tool Xilinx ise14.6 isim simulator. The Huffman encoder has been designed and synthesized using a finite state machine. It basically reduces the repeated messages and thus contracts the message. So now the repeated messages will be send only one time. Keywords: Compression, bandwidth, lossless, lossy.

  • ISSN: 22786856
  • Source Type: Journal
  • Original language: English

Cited by 0 documents

Inform me when this document is cited in Scopus:
Set citation alert Set citation feed

Related documents

Find more related documents in Scopus based on:
{"topic":{"name":"Order Picking; AS/RS; Warehouses","id":5729,"uri":"Topic/5729","prominencePercentile":98.30173,"prominencePercentileString":"98.302","overallScholarlyOutput":0},"dig":"7972b85ca5bc948c1a2f0423f8150b186ec6bb8cf32afac11c4a324b8d78fb11"}