International Journal of Emerging Trends & Technology in Computer Science (IJETTCS)
Web Site: www.ijettcs.org Email: editor@ijettcs.org
Volume 6, Issue 2, March - April 2017 **ISSN 2278-6856**

AN ASYNCHRONOUS LOW POWER VITERBI DECODER

KANDULA RAMA RAO[1],R.JAHNAVI[2], CH.JAYASRI[3], B.KUNDANA VALLI[4], K.TRIVENI[5]

[1] Asst. prof,ECE Depatment, ALIET,JNTUK, Vijayawada,Andra Pradesh, India.

[2]Stutendt,ECE Department,ALIET,JNTUK,Vijayawada,Andra Pradesh, India.

[3]Stutendt,ECE Department,ALIET,JNTUK,Vijayawada,Andra Pradesh, India.

[4]Stutendt,ECE Department,ALIET,JNTUK,Vijayawada,Andra Pradesh, India.

[5]Stutendt,ECE Department,ALIET,JNTUK,Vijayawada,Andra Pradesh, India.

Abstract

This project manages Error adjusting systems in correspondence arrange. For deciphering of convolution codes at the collector side, Viterbi decoder is frequently used to guarantee that information achieve goal accurately. Forward Error Correction (FEC) plans are a fundamental segment of remote correspondence frameworks. The point of this venture is to diminish the power utilization roar 40mW and deferral is under 5ns. The non-concurrent configuration is naturally information driven and dynamic while doing valuable work where control sparing with worthy speed punishment is gotten. X-power analyzer device is utilized to quantify control utilization. For the Asynchronous outline, Bundled information convention is utilized as a part of this paper .The non-concurrent configuration is based upon PCHB, WCHB , to anticipate superfluous drifters and stay away from postponement in the circuits .The proposed design can be acknowledged by offbeat Viterbi Decoder having imperative length, K of 3 and a code rate (k/n) of 1/2 utilizing Verilog HDL. The equipment portrayal dialect Verilog HDL is utilized to depict the outline. The plan is orchestrated and reenacted utilizing Xilinx 14.6 programming.

Keywords: Convolution codes, FEC, survivor path, Trace Back (TB), Viterbi Decoder , Asynchronous Viterbi Decoder,xillinx 14.6software**.**

1.INTRODUCTION

In advanced correspondence framework, blunder discovery and mistake rectification is essential for dependable correspondence. Blunder identification procedures are substantially more straightforward than forward mistake remedy (FEC). Correspondence frameworks assume a noteworthy part in our day by day life; individuals utilize mobile phones, satellites, web, and information transmission. Every one of these applications is utilized as a part of a situation presented to commotion sources; additionally information may be transmitted for long separations. These impacts could bring about changes in information values creating information debasement misfortune.

This prompted the acquaintance of channel coding with recognize and right transmitted information. The channel coding is the adding of repetition bits to guarantee that mistakes can be distinguished and redressed effectively. The Viterbi calculation is an ideal unraveling method. It is ideal as it results in the base likelihood of mistake.

This project presents survey of plan of Asynchronous Viterbi decoder to lessen control dissemination with decresing delay .Asynchronous outlines are working with hinders that impart to each other utilizing handshaking signals. Asynchronous plans are locally, as opposed to all inclusive synchronized and for playing out the important synchronization they utilizes handshaking signals.

2.TYPES OF CHANNEL CODING

It is realized that commotion insusceptibility is one of the fundamental properties of data transmission frameworks. Since mistakes are conceivable in correspondence channels amid the information transmissions we should apply blunder amending codes to battle these blunders.

Convolution coding and square coding are two noteworthy types of channel coding. Piece codes work on generally vast message squares.

2.1Block Codes

These can be created by methods for a direct criticism move enlist encoder. Mistake discovery can be effortlessly actualized with any equality check square code. At the decoder the got data bits are re-encoded into equality checks and contrasted a little bit at a time and the got excess equality check bits. A portion of the ordinarily utilized piece codes are Hamming Codes.

2.2Convolution Codes

Convolution coding with Viterbi unraveling is a FEC system that is especially suited to a direct in which transmitted flag is ruined chiefly by added substance white Gaussian commotion (AWGN). In a large portion of continuous applications like sound and video applications,

the convolution codes are utilized for mistake redress.convolution codes have very high efficiency.

3.CONVOLUTION ENCODER

Convolution codes will be codes that are produced successively by passing the data arrangement through a straight limited state move enroll. Convolution codes have incredible mistake –control execution is typically made out of move registers and a system of XOR (Exclusive-OR) entryways as appeared in Fig. 1. The encoder produces two bits of encoded data for each piece of information data, so it is known as a rate 1/2 encoder.



Figure1: Convolution Encoder With rate=1/2 and Constraint Length=3

The Convolution encoder is essentially a Finite State Machine (FSM).The generator polynomial gives the associations of the encoder to the modulo-2 viper.

A Convolution encoder is for the most part described in (n, k, m) arrange, where n is number of yields of the encoder; k is number of contributions of the encoder; m is number of memory components (flip-lemon) of the longest move enroll of the encoder. The rate of a (n, k, m) encoder is k/n. The encoder appeared in the figure is a (2, 1, 3) encoder with rate 1/2.

3.1Representation Of Convolution Encoder:

- Code tree
- Trellis diagram
- State diagram



Figure2: State Diagram

These four states are spoken to as S0 through S3. Each state's data (i.e. the substance of flip-lemon for the state) alongside an information creates an encoded yield code. For each state, there can be two active moves; one comparing to a "0" input bit and the other relating to a "1" input bit.



Figure3: Trellis Diagram

The Figure demonstrates the encoded image produced for each move. At the stage t=1 there are two states S0 and S1, and each state has two moves relating to info bits "0" and '1'. Hence forth the trellis grows up to the most extreme number of states or hubs, which is chosen by the quantity of memory components in the encoder. After all the encoded images of the data bits are transmitted, the encoder is normally constrained once more into the underlying state by applying a settled information grouping called reset arrangement.

The accompanying table gives the following state given the present state and the contribution, with the states given in two fold

Table1: Represent Current State And Next State

Current state	Input=0	Input=1
00	00	10
01	00	10
10	01	11
11	01	11

4.VITERBI DECODING

A Viterbi decoder utilizes the Viterbi calculation for unraveling a bit stream that has been encoded utilizing a convolution code. Viterbi decoders are generally utilized as a part of computerized transmission and recording frameworks and are relied upon to be utilized as a part of cutting edge remote applications . Viterbi deciphering calculation was produced by Andrew J.Viterbi in his original paper in 1967. The Viterbi unraveling calculation is a disentangling procedure for Convolution codes for a memory-less channel. Viterbi calculation is a greatest probability calculation and performs unraveling, through looking the base cost way in a weighted situated diagram, called trellis.

4.1 Working Of The Viterbi Algorithm

The major tasks in the Viterbi decoding process are as follows:

1. Branch metric computation.
2. State metric update
3. Survivor path recording
4. Output decision generation

4.2 Internal Architecture Of Viterbi Decoder

There are three major components in Viterbi decoder, the branch metric unit (BMU), Add-compare-select unit (ACS), survivor memory unit (SMU) or TraceBack (TB).



Figure4: Blockdiagram Of Viterbi Decoder

5.PROPOSED ASYNCHRONOUS VITERBI DECODER:

Asynchronous designs are more beneficial than Synchronous design therefore in recent years systems are designs with Asynchronous design. In order to reduce the power consumption and increase the speed Asynchronous Viterbi Decoder is necessary to design. And in this project Asynchronous technique is implemented by using Bundled data protocol. There are two types of encoding schemes-Bundled data protocol and Dual rail protocol.



Figure5: Bundled Data Protocol

6. ASYNCHRONOUS VITERBI DECODER:

Non-concurrent circuits are made out of hinders that convey to each other utilizing handshaking by means of offbeat correspondence channels, so as to play out the important synchronization,communication, and sequencing of operations.

Nonconcurrent correspondence channel comprises of a heap of wires and a convention to impart the information between the squares. There are two sorts of encoding plan in nonconcurrent channels. In the event that the encoding plan utilizes one wire for each piece to transmit the information and a demand line to distinguish when the information is legitimate is called single-rail encoding. The related channel is known as a packaged information channel then again, in double rail encoding the information is sent utilizing two wires for each piece of data. Dualrail encoding takes into consideration information legitimacy to be shown by the information itself. They are regularly utilized as a part of QDI outlines.



Figure6: Asynchronous Viterbi Decoder

6.1 Branch Metric Unit (BMU):

The design of the BMU contains a x-or door and a counter .One contribution to the x-or entryway is the gotten code image and the other information is the normal groupings which are the encoder yield.

X-or entryway decides the distinction in the quantity of moves in the data sources and counter checks the aggregate number of contrasting bits.

In hard-choice the Hamming weight of the code word is utilized as the branch metric, which is basically the quantity of positions in which the got code word varies from the perfect codeword.



Figure7: Branch Metric Unit

6.2 Add Compare and Select Unit:

The Path Metric Unit (PMU) computes the new way metric qualities and choice qualities. The PMU adds the branch metric to way measurements and regularly chooses the littler ones and settles on a choice. The PMU stores the after effect of the expansion as way metric for the present state. As the present state can be gotten from the before stage, the choice esteem can be spoken to as one piece.

The ACS (Add Compare Select) unit, which is the heart of the procedure and directs the execution of the decoder. The ACS operation for each new state in the trellis plays out the expansion, correlation, and choice of the littlest way metric. Delays between the adders are adjusted by including WCHB cushions. A comparator then looks at the subsequent way measurements, and the lesser one is the yield from the ACS unit.



Figure8: Add Compare and Select Unit

6.3 Survivor Memory Unit (SMU)

The survivor way memory circuit incorporates survivor ways and choice piece ways. To discover the survivor way entering each condition of the decoder, the BM of a given move is added to its relating PM. This aggregate (BM + PM) is contrasted with the various wholes relating to the various moves entering that state. The move that has the base entirety is been the survivor way. The third step in the Viterbi unraveling is SMU. Three methodologies are frequently used to record survivor branches: (i) Trace back (TB) strategy.
(ii) Register Exchange (RE) strategy.
(iii) Modified Register Exchange (MRE) strategy.

Trace Back method

The follow back approach is by and large a lower control other option to the enroll trade technique. In follow back, one piece for the neighborhood victor is allocated to each state to show if the survivor branch is from the upper or the lower position.

Neighborhood and worldwide champs are put away in memory. So for each follow back, nearby champs are over and over perused out from the neighborhood victor memory and new worldwide victors are composed back to the worldwide victor memory.

APPLICATIONS

- **Satellite communications.**
- **Deep space applications.**
- **Digital Mobile System applications.**
- **CDMA.**
- **Ultra Wide Band applications.**

7.FLOWCHART OF VITERBI DECODER:



Figure10 : Flowchart of viterbi decoder

7.1 Simulation Result:

RTL Schematic:



Figure11: RTL Schematic

7.2 Asynchronous Viterbi Decoder



Figure12: Asynchronous Viterbi decoder

Table2: Comparison of parameters of Asynchronous Viterbi decoder

Parameters	Synchronous design	Asynchronous design
Speed(mb/s)	425	475
Delay(ns)	10	4.06
Power consumption(mw)	114	34

8.CONCLUSION

In this paper, we have presented the design and implementation of the Convolution encoder and Viterbi Decoder with constraint length of K=3 and code rate of r=½.The Convolution encoder and Viterbi Decoder with asynchronous unit is successfully designed in Xilinx ISE Design suite 14.6 platform with Verilog HDL. The timing analysis results show that the critical path is 4.00ns, i.e. the maximum clock frequency of 166.223 MHz and power consumption is34mw.

REFERENCES

[1] Mohamed Kawokgy, C. Andre T. Salama;" Low-Power Asynchronous Viterbi Decoder for Wireless Applications"Edward S. Rogers *Sr*. Department of Electrical and Computer Engineering University of Toronto, Toronto, Ontario M5S 3G4, Canada

[2] 2 .T. kalavati Devi and C Venkatesh "Design of Low Power Viterbi Decoder using Asynchronous Techniques",International Journal of Advances in Engineering & Technology,Vol 4, Issue 1, pp. 561-570, July 2012.

[3] T. kalavati Devi, C Venkatesh, V. Anish Kumar, P.Sakthivel "An Efficient Low Power VLSI Architecture for Viterbi Decoder using Null Convention Logic"; International Conference on VLSI, Communication& Instrumentation, ICVCI-2011

[4] .Vasily P. Pribylov, Alexander I. Plyasunov, "A Convolution Code Decoder Design using Viterbi Algorithm with Register Exchange History Unit," SIBCON, IEEE, 2005.

[5] Steffen Zeidler, Alexander Bystrov, Miloš Krsti´c, Rolf Kraemer "On-line Testing of Bundled-Data SAsynchronous Handshake Protocols " ; IHP Microelectronics Im Technologiepark 25, 15236 Frankfurt (Oder), Germany 2010 IEEE.

K.RAMA RAO received M.Tech in VLSI System Design from JNTUK.At present working as Asst.Professor in Andhra Loyala Institute of Engineering & Technology,ECE Department Vijayawada,A.p,India.

R.JAHNAVI, presently pursuing B.Tech in the branch of Electronics and Communication Engineering at Andhra Loyola Institute of Engineering & Technology , Vijayawada,A.P,India

Ch.JAYASRIi, presently pursuing B.Tech in the branch of Electronics and Communication Engineering at Andhra Loyola Institute of Engineering & Technology , Vijayawada,A.P,India

B.KUNDANA VALLI, presently pursuing B.Tech in the branch of Electronics and Communication Engineering at Andhra Loyola Institute of Engineering & Technology , Vijayawada,A.P,India

K.TRIVENI, presently pursuing B.Tech in the branch of Electronics and Communication Engineering at Andhra Loyola Institute of Engineering & Technology , Vijayawada,A.P,India